Previous |  Up |  Next

Article

MSC: 68U20, 94C30
References:
[1] B. R. Chawla H. K. Gummel, and P. Kozak: MOTIS - An MOS timing simulator. IEEE Trans. Circuits and Systems CAS-22 (1975), 901-909.
[2] A. Vladimirescu, Liu: The simulation of MOS integrated circuits using SPICE 2. Research Report UCB/ERL M 80/7, University of California Berkeley, 1980.
[3] W. T. Weeks, al.: Algorithms for ASTAP - A network analysis program. IEEE Trans. Circuit Theory CT-20 (1973), 628-634.
[4] A. R. Newton, A. L. Sangiovanni-Vincentelli: Relaxation-based electrical simulation. IEEE Trans. Computer-Aided Design CAD-3 (1984), 308-331.
[5] J. White, A. L. Sangiovanni-Vincentelli: RELAX 2: A new waveform relaxation approach to the analysis of LSI MOS circuit. Proc. IEEE Internat. Conf. Circuits Systems 1983, 756 to 759.
[6] J. Kleckner R. Saleh, A. R. Newton: Electrical consistency is schematic simulation. Proc. IEEE Internat. Conf. Circuits Comput., October 1982, 30-34.
[7] P. Pavlík, J. Vlach: WATTIME - Waterloo timing simulator of MOS circuits. Proc. IEEE Internat. Conf. Circuits Systems 1986, 751 - 754.
[8] B. J. Sheu, al.: A compact IGFET charge model. IEEE Trans. Circuits and Systems CAS-31 (1984), 745-748.
Partner of
EuDML logo