Previous |  Up |  Next

Article

Title: Single-sweep timing simulation (English)
Author: Pavlík, Petr
Author: Vlach, Jiří
Language: English
Journal: Kybernetika
ISSN: 0023-5954
Volume: 26
Issue: 3
Year: 1990
Pages: 221-231
.
Category: math
.
MSC: 68U20
MSC: 94C30
.
Date available: 2009-09-24T18:19:03Z
Last updated: 2012-06-05
Stable URL: http://hdl.handle.net/10338.dmlcz/125574
.
Reference: [1] B. R. Chawla H. K. Gummel, and P. Kozak: MOTIS - An MOS timing simulator.IEEE Trans. Circuits and Systems CAS-22 (1975), 901-909.
Reference: [2] A. Vladimirescu, Liu: The simulation of MOS integrated circuits using SPICE 2.Research Report UCB/ERL M 80/7, University of California Berkeley, 1980.
Reference: [3] W. T. Weeks, al.: Algorithms for ASTAP - A network analysis program.IEEE Trans. Circuit Theory CT-20 (1973), 628-634.
Reference: [4] A. R. Newton, A. L. Sangiovanni-Vincentelli: Relaxation-based electrical simulation.IEEE Trans. Computer-Aided Design CAD-3 (1984), 308-331.
Reference: [5] J. White, A. L. Sangiovanni-Vincentelli: RELAX 2: A new waveform relaxation approach to the analysis of LSI MOS circuit.Proc. IEEE Internat. Conf. Circuits Systems 1983, 756 to 759.
Reference: [6] J. Kleckner R. Saleh, A. R. Newton: Electrical consistency is schematic simulation.Proc. IEEE Internat. Conf. Circuits Comput., October 1982, 30-34.
Reference: [7] P. Pavlík, J. Vlach: WATTIME - Waterloo timing simulator of MOS circuits.Proc. IEEE Internat. Conf. Circuits Systems 1986, 751 - 754.
Reference: [8] B. J. Sheu, al.: A compact IGFET charge model.IEEE Trans. Circuits and Systems CAS-31 (1984), 745-748.
.

Files

Files Size Format View
Kybernetika_26-1990-3_5.pdf 610.6Kb application/pdf View/Open
Back to standard record
Partner of
EuDML logo